More Bulldozer information, from ISSCC

Subject: Processors | February 22, 2011 - 02:32 PM |

Some news came out of the International Solid State Circuits Conference
about AMD's architecture refresh, which we all know as Bulldozer.  Processor diagrams reveal information about the out of order (OoO) instruction capabilities as well as information about the L3 cache, something that caused problems in previous generations. has linked to various posts detailing the new processor as well as adding information they've gleaned themselves.

"This week we’re being treated to some additional details regarding AMD’s upcoming Bulldozer platform when they discuss Bulldozer at ISSCC, the International Solid State Circuits Conference."

Here are some more Processor articles from around the web:

Click Here to go to Processors  Processors

No comments posted yet.

Post new comment

The content of this field is kept private and will not be shown publicly.
  • Lines and paragraphs break automatically.
  • Allowed HTML tags: <a> <em> <strong> <cite> <code> <ul> <ol> <li> <dl> <dt> <dd> <blockquote><p><br>
  • Web page addresses and e-mail addresses turn into links automatically.

More information about formatting options

By submitting this form, you accept the Mollom privacy policy.