Review Index:
Feedback

An Inside Look at Intel's NVM Solutions Group - SSD Validation Testing

Subject: Editorial, Storage
Manufacturer: Intel

Introduction and Background

Introduction:

Back in 2010, Intel threw a bit of a press thing for a short list of analysts and reviewers out at their IMFT flash memory plant at Lehi, Utah. The theme and message of that event was to announce 25nm flash entering mass production. A few years have passed, and 25nm flash is fairly ubiquitous, with 20nm rapidly gaining as IMFT scales production even higher with the smaller process. Last week, Intel threw a similar event, but instead of showing off a die shrink or even announcing a new enthusiast SSD, they chose to take a step back and brief us on the various design, engineering, and validation testing of their flash storage product lines.

View Full Size

At the Lehi event, I did my best to make off with a 25nm wafer.

Many topics were covered at this new event at the Intel campus at Folsom, CA, and over the coming weeks we will be filling you in on many of them as we take the necessary time to digest the fire hose of intel (pun intended) that we received. Today I'm going to lay out one of the more impressive things I saw at the briefings, and that is the process Intel goes through to ensure their products are among the most solid and reliable in the industry.

Read on for more on how Intel tests their products!

Background:

The next page will go into some of the gory details (and cool pics!), but first a bit of background. The base of Intel's development cycle is based on a set of developmental actions all taking place in parallel:

View Full Size

Starting from the bottom is the silicon layer. This is the nose-to-the-grindstone work of designing the actual flash die components, producing wafers of sufficient yield to meet the market demands, and engineering the mechanisms that enable the flash to endure even in the face of die shrinks and cell voltage shifts over time.

Next up is the system layer. This group handles the physical design of the SSDs, as well as the NAND die packaging (stacking). Firmware is included in this mix, and at this layer the firmware aids in NAND longevity by handling the necessary wear leveling mechanisms that prevent the host system from hammering on a single area of flash, which would cause it to wear out prematurely.

At the top is the actual testing, which the remainder of this article will focus on. This process involves taking the finished product and testing it in the actual environments it is likely to be installed. This process also includes JEDEC standards testing (excellent explanation / presentation at this link) and validating that a given product line can perform at the rated temperature and vibration specs. These are the things that play into ensuring the products will live up to their stated warranty.

All of this testing applies, with varying degrees of validation testing, to all of the Intel flash storage product lines:

View Full Size

Products are validated more thoroughly and heavily as you work your way up from consumer to data center lines. This makes sense, as a data center product is rated for far heavier workloads than a consumer product.

March 21, 2014 | 08:16 AM - Posted by collie (not verified)

great article, super interesting read. However one this is irking me. The line is "The proof is in the EATING of the pudding" I know this is a stupid thing to bitch about but that one just gets on my tits, y'know?

March 21, 2014 | 12:17 PM - Posted by Allyn Malventano

Yes, but in the case of banana pudding, it makes you temporarily radioactive :)

March 21, 2014 | 12:03 PM - Posted by truk007

Wow! Impressive article. I love behind the scenes articles such as these. So much is involved in quality products.

March 21, 2014 | 02:12 PM - Posted by castlefox (not verified)

Allyn Malventano,

Great article, but I am wondering.... How much would that wafer be roughly worth if that stiff arm worked?

March 23, 2014 | 12:30 PM - Posted by Allyn Malventano

All depends on the yield for that particular wafer. A bad run and it wouldn't be worth much at all. Also, to know the true result of my 'stuff arm' success, check out the podcast some time :)

March 22, 2014 | 05:24 AM - Posted by Anonymous (not verified)

Hi

The "X25-M performance degradation bug discovered and reported by PC Perspective" was not discovered by PC Perspective ;-)

February 13, 2009

http://www.pcworld.fr/stockage/tests,ssd-intel-x25-m-80-go-une-bombe-pro...

<= September 8, 2008

http://www.hardware.fr/articles/731-6/supertalent-intel-performances-var...

<= September 8, 2009

In fact it doesn't take 3 month to fix this problem but ... 8 month ! ;-)

March 23, 2014 | 12:28 PM - Posted by Allyn Malventano

Interesting. We hadn't seen that piece, and neither had Intel apparently, as in the communications about their first firmware update, they credited us with its discovery. 

April 5, 2014 | 07:03 PM - Posted by Jimmy Jim (not verified)

Excellent article Allyn!

April 5, 2014 | 07:03 PM - Posted by Jimmy Jim (not verified)

Excellent article Allyn!

Post new comment

The content of this field is kept private and will not be shown publicly.
  • Lines and paragraphs break automatically.
  • Allowed HTML tags: <a> <em> <strong> <cite> <code> <ul> <ol> <li> <dl> <dt> <dd> <blockquote><p><br>
  • Web page addresses and e-mail addresses turn into links automatically.

More information about formatting options

By submitting this form, you accept the Mollom privacy policy.